ULTIMATE_LAB_v11.0
Integrated VHDL Debugger
HARDWARE_LINK_READY
HARDWARE_REPORT
WAITING_FOR_SIMULATION
The analyzer is ready. Use the Paste mode for your whole project, or the Sandbox to build logic from scratch.
RTL_LOGIC_ANALYZER_PRO
CLK
ST
---
OUT
SYNTHESIS_SCORE
--%